HDL Designer is a powerful development environment for HDL. The product combines tools for in-depth analysis, advanced editors, and complete control of the process of project development, which improves the performance of both individual developers and teams, as well as to increase the predictability of the outcome. HDL Designer combines deep analysis capabilities, advanced creation editors, and complete project and flow management, to deliver a powerful HDL design environment that increases the productivity of individual engineers and teams (local or remote) and enables a repeatable and predictable design process.

Key Benefits

Manages complex ASIC or FPGA designs in VHDL, Verilog and SystemVerilog
Accelerates RTL Reuse
Extensive design checking rules and rulesets
Interactive HDL visualization and creation tools
Automatic documentation features and reporting
Intelligent debug and analysis
Concurrent design entry and checking

Design and Reuse

Quickly assess reused code quality and increase design understanding
Efficiently create RTL designs using text, tables, and graphics
Interactively manage design flow and all project data
Rapidly produce documentation
Accelerate IP repository population

Home:

http://www.mentor.com/products/fpga/hdl_design/hdl_designer_series/

Download:

http://ul.to/ovlijt01
http://anysend.com/E7AF95D3B177F43A663F1ABDDF370551

Direct Mirror for V.I.P